Figure 2a—To ease the pain of a cache miss, the HP PA-8500 and other high-end chips employ both hardware and software techniques. One hardware approach is a nonblocking cache that allows multiple outstanding references (b), while software solutions include compiler-inserted prefetch to initiate cache access prior to anticipated use (c).