Figure 2—SX performance is obtained via pipelining using a time honored fetch-decode-execute-writeback design. Since a pipeline can only run as fast as its slowest stage, great attention was paid to the flash-memory design to achieve the 10-ns access time required by the 50-MHz clock rate.