Figure 1—The simplified digital circuit contains delays in the data and the clock paths. The timing values are shown in Table 1.