Figure 2—This pseudo schematic assumes that all of the necessary driver circuitry is placed ahead of the breadboard’s physical devices. It’s also assumed that only the logic levels needed to activate the driver circuitry are being monitored by the GP-22050. Note that the control/trigger pins D16–D21 are idle.